## General Description

The 8S89875I is a high speed Differential-to-LVDS Buffer/Divider w/Internal Termination. The 8 S89875I has selectable $\div 1, \div 2, \div 4, \div 8$, $\div 16$ output divider. The clock input has internal termination resistors, allowing it to interface with several differential signal types while minimizing the number of required external components. The device is packaged in a small, $3 \mathrm{~mm} \times 3 \mathrm{~mm}$ VFQFN package, making it ideal for use on space-constrained boards.

## Features

- Two LVDS output pairs
- Frequency divide select options: $\div 1, \div 2, \div 4, \div 8, \div 16$
- IN, nIN input can accept the following differential input levels: LVPECL, LVDS, CML
- Input frequency: 2.5 GHz (maximum)
- Cycle-to-cycle jitter, RMS: 4.1ps (maximum)
- Total jitter: 18ps (maximum)
- Output skew: 15ps (maximum)
- Part-to-part skew: 280ps (maximum)
- Propagation delay: 1000ps (maximum)
- Full 2.5 V supply mode
- $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ ambient operating temperature
- Available in lead-free (RoHS 6) package
- Pin compatible with the obsolete device, 889875AK


## Block Diagram



Pin Assignment


8S89875
16-Lead VFQFN
$3 \mathrm{~mm} \times 3 \mathrm{~mm} \times 0.925 \mathrm{~mm}$ package body K Package Top View

## Table 1. Pin Descriptions

| Number | Name | Type |  | Description |
| :---: | :---: | :---: | :---: | :---: |
| 1, 2 | Q0, nQ0 | Output |  | Differential output pair. Divide by 1, 2, 4, 8, or 16 . Unused outputs must be terminated with $100 \Omega$ across the differential pair. LVDS interface levels. |
| 3, 4 | Q1, nQ1 | Output |  | Differential output pair. Divide by $1,2,4,8$, or 16 . Unused outputs must be terminated with $100 \Omega$ across the differential pair. LVDS interface levels. |
| 5, 15, 16 | S2, S1, S0 | Input | Pullup | Select pins. Internal $37 \mathrm{k} \Omega$ pullup resistor. Logic HIGH if left disconnected. Input threshold is $\mathrm{V}_{\mathrm{DD}} / 2$. LVCMOS/LVTTL interface levels. |
| 6 | nc | Unused |  | No connect. |
| 7, 14 | $\mathrm{V}_{\mathrm{DD}}$ | Power |  | Power supply pins. |
| 8 | nRESET/ <br> nDISABLE | Input | Pullup | Synchronizing enable/disable pin. When LOW, resets the divider (divided by 2, 4, 8 or 16 mode) and sets the Qx outputs to a logic 0 . When HIGH, the dividers and Qx outputs are enabled. The reset and disable function occurs on the next high-to-low clock input transition. Input threshold is $\mathrm{V}_{\mathrm{DD}} / 2 \mathrm{~V}$. Includes a $37 \mathrm{k} \Omega$ pull-up resistor. LVTTL / LVCMOS interface levels. |
| 9 | nIN | Input |  | Inverting differential LVPECL clock input. $\mathrm{R}_{\mathrm{T}}=50 \Omega$ termination to $\mathrm{V}_{\mathrm{T}}$. |
| 10 | $V_{\text {REF_AC }}$ | Output |  | Reference voltage for AC-coupled applications. Equal to $\mathrm{V}_{\mathrm{DD}}-1.35 \mathrm{~V}$ (approx.). Maximum sink/source current is 2 mA . |
| 11 | $\mathrm{V}_{\mathrm{T}}$ | Input |  | Termination center-tap input. |
| 12 | IN | Input |  | Non-inverting LVPECL differential clock input. $\mathrm{R}_{\mathrm{T}}=50 \Omega$ termination to $\mathrm{V}_{\mathrm{T}}$. |
| 13 | GND | Power |  | Power supply ground. |

NOTE: Pullup refers to internal input resistors. See Table 2, Pin Characteristics, for typical values.

## Table 2. Pin Characteristics

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $R_{\text {PULLUP }}$ | Input Pullup Resistor |  |  | 37 |  | $\mathrm{k} \Omega$ |

## Function Tables

Table 3A. Control Input Function Table

| Input | Outputs |  |
| :---: | :---: | :---: |
| nRESET | Q0, Q1 | nQ0, nQ1 |
| 0 | Disabled; LOW | Disabled; HIGH |
| 1 (default) | Enabled | Enabled |

NOTE: After nRESET switches, the clock outputs are disabled or enabled following a falling input clock edge as shown in Figure 1.


Figure 1. nRESET Timing Diagram

Table 3B. Truth Table

| Inputs |  |  | Outputs |  |
| :---: | :---: | :---: | :---: | :--- |
| nRESET/nDISABLE | S2 | S1 | S0 | Q0, nQ0; Q1, nQ1 |
| 1 | 0 | X | X | Reference Clock (pass through) |
| 1 | 1 | 0 | 0 | Reference Clock $\div 2$ |
| 1 | 1 | 0 | 1 | Reference Clock $\div 4$ |
| 1 | 1 | 1 | 0 | Reference Clock $\div 8$ |
| 1 | 1 | 1 | 1 | Reference Clock $\div 16$ (default) |
| $0^{\text {(NOTE 1) }}$ | X | X | X | Qx = LOW, nQx = HIGH; Clock disabled |

NOTE 1: nReset/nDisable function is asserted on the next clock input (IN, nIN) high-to-low transition.

## Absolute Maximum Ratings

NOTE: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device.
These ratings are stress specifications only. Functional operation of product at these conditions or any conditions beyond those listed in the DC Characteristics or AC Characteristics is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

| Item | Rating |
| :--- | :--- |
| Supply Voltage, $\mathrm{V}_{\mathrm{DD}}$ | 4.6 V |
| Inputs, $\mathrm{V}_{\text {I }}$ | -0.5 V to $\mathrm{V}_{\mathrm{DD}}+0.5 \mathrm{~V}$ |
| Outputs, $\mathrm{I}_{\mathrm{O}}$ <br> Continuous Current <br> Surge Current | 10 mA |
| Input Current, IN, nIN | 15 mA |
| $\mathrm{~V}_{\mathrm{T}}$ Current, $\mathrm{IVT}_{\mathrm{VT}}$ | $\pm 50 \mathrm{~mA}$ |
| Input Sink/Source, $\mathrm{I}_{\text {REF_AC }}$ | $\pm 100 \mathrm{~mA}$ |
| Operating Temperature Range, $\mathrm{T}_{\mathrm{A}}$ | $\pm 2 \mathrm{~mA}$ |
| Package Thermal Impedance, $\theta_{\mathrm{JA}}$, (Junction-to-Ambient) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature, $\mathrm{T}_{\text {STG }}$ | $74.7^{\circ} \mathrm{C} / \mathrm{W}(0 \mathrm{mps})$ |

NOTE: IOUT refers to output current supplied by the 8 S89875I only.

## DC Electrical Characteristics

Table 4A. Power Supply DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Positive Supply Voltage |  | 2.375 | 2.5 | 2.625 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Power Supply Current |  |  |  | 68 | mA |

Table 4B. LVCMOS/LVTTL DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 1.7 |  | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage |  | -0.3 |  | 0.7 | V |
| $\mathrm{I}_{\mathrm{IH}}$ | Input High Current | $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{IN}}=2.625 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{IL}}$ | Input Low Current | $\mathrm{V}_{\mathrm{DD}}=2.625 \mathrm{~V}, \mathrm{~V}_{\mathrm{IN}}=0 \mathrm{~V}$ | -150 |  | $\mu \mathrm{~A}$ |  |

Table 4C. Differential DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |  |
| :--- | :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{IN}}$ | Differential Input Resistance | $(\mathrm{IN}, \mathrm{nIN})$ |  | 80 | 100 | 120 | $\Omega$ |
| $\mathrm{~V}_{\mathrm{IH}}$ | Input High Voltage | $(\mathrm{IN}, \mathrm{nIN})$ |  | 1.2 |  | $\mathrm{~V}_{\mathrm{DD}}+0.05$ | V |
| $\mathrm{~V}_{\mathrm{IL}}$ | Input Low Voltage | $(\mathrm{IN}, \mathrm{nIN})$ |  | 0 |  | $\mathrm{~V}_{\mathrm{DD}}-0.15$ | V |
| $\mathrm{~V}_{\mathrm{IN}}$ | Input Voltage Swing |  | 0.15 |  | 1.2 | V |  |
| $\mathrm{~V}_{\mathrm{DIFF} \text { IN }}$ | Differential Input Voltage Swing |  | 0.3 |  |  |  |  |
| $\mathrm{I}_{\mathrm{IN}}$ | Input Current | $(\mathrm{IN}, \mathrm{nIN})$ |  |  |  | V |  |
| $\mathrm{V}_{\text {REF_AC }}$ | Bias Voltage |  | $\mathrm{V}_{\mathrm{DD}}-1.45$ | $\mathrm{~V}_{\mathrm{DD}}-1.35$ | $\mathrm{~V}_{\mathrm{DD}}-1.25$ | V |  |

Table 4D. LVDS DC Characteristics, $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter | Test Conditions | Minimum | Typical | Maximum | Units |
| :--- | :--- | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {OUT }}$ | Output Voltage Swing |  | 247 |  | 454 | mV |
| $\mathrm{V}_{\text {OH }}$ | Output High Voltage |  | 1.4 |  | 1.95 | V |
| $\mathrm{~V}_{\text {OL }}$ | Output Low Voltage | 1.05 |  | 1.55 | V |  |
| $\mathrm{~V}_{\text {OCM }}$ | Output Common Mode Voltage |  | 1.15 |  | 1.45 | V |
| $\Delta \mathrm{~V}_{\text {OCM }}$ | Change in Common Mode Voltage |  |  |  | 50 | mV |

8S89875I Data Sheet

## AC Electrical Characteristics

Table 5. AC Characteristics, $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V} \pm 5 \%, \mathrm{~T}_{\mathrm{A}}=-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$

| Symbol | Parameter |  | Test Conditions | Minimum | Typical | Maximum | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\mathrm{IN}}$ | Input Frequency |  |  |  |  | 2.5 | GHz |
| $t_{\text {PD }}$ | Propagation Delay; NOTE 1 | IN-to-Q |  | 460 |  | 1000 | ps |
| tsk(o) | Output Skew; NOTE 2, 3 |  |  |  |  | 15 | ps |
| tsk(pp) | Part-to-Part Skew; NOTE 3, 4 |  |  |  |  | 280 | ps |
| tit(cc) | Additive Cycle-to-Cycle Jitter, RMS; NOTE 5 |  |  |  |  | 4.1 | ps |
| tijitj) | Additive Total Jitter; NOTE 6, 7 |  |  |  |  | 18 | ps |
| $\mathrm{t}_{\mathrm{RR}}$ | Reset Recovery Time |  |  | 600 |  |  | ps |
| $\mathrm{t}_{\mathrm{R}} / \mathrm{t}_{\mathrm{F}}$ | Output Rise/Fall Time |  |  | 60 |  | 250 | ps |

NOTE: Electrical parameters are guaranteed over the specified ambient operating temperature range, which is established when the device is mounted in a test socket with maintained transverse airflow greater than 500 lfpm. The device will meet specifications after thermal equilibrium has been reached under these conditions.
All parameters characterized at $\leq 1.7 \mathrm{GHz}$ unless otherwise noted.
NOTE 1: Measured from the differential input crossing point to the differential output crossing point.
NOTE 2: Defined as skew between outputs at the same supply voltage and with equal load conditions. Measured at the output differential cross points.
NOTE 3: This parameter is defined in accordance with JEDEC Standard 65.
NOTE 4: Defined as skew between outputs on different devices operating at the same supply voltage, same temperature, same frequency and with equal load conditions. Using the same type of inputs on each device, the outputs are measured at the differential cross points.
NOTE 5: Additive Cycle-to-cycle jitter is calculated by: $\sqrt{\text { tjit(cc)output }{ }^{2} \text {-tjit(cc)input }{ }^{2}}$.
NOTE 6: Total Jitter was obtained using the dual-Dirac model and is calculated by: [RMS Multiplier * Random Jitter ( $\mathrm{R}_{\mathrm{J}}$ )] + Deterministic Jitter $\left(D_{J}\right)$. The RMS multiplier of 14.26 used in the specification above corresponds to a bit error rate (BER) of $10 \mathrm{E}-12$.
NOTE 7: Additive Total Jitter is the difference between the Total Jitter of the input and the output.

## Parameter Measurement Information



LVDS Output Load AC Test Circuit


## Part-to-Part Skew



Additive Cycle-to-Cycle Jitter, RMS


Output Skew


Propagation Delay


Output Rise/Fall Time

## Parameter Measurement Information, continued



## Single-Ended \& Differential Input Voltage Swing



## Offset Voltage Setup



Differential Output Voltage Setup

## Applications Information

## Recommendations for Unused Input Pins

## Inputs:

## LVCMOS Select Pins

All control pins have internal pullups; additional resistance is not required but can be added for additional protection. A $1 \mathrm{k} \Omega$ resistor can be used.

## Outputs:

## LVDS Outputs

All unused LVDS output pairs can be either left floating or terminated with $100 \Omega$ across. If they are left floating, we recommend that there is no trace attached.

### 2.5V LVPECL Input with Built-In $50 \Omega$ Termination Interface

The IN /nIN with built-in $50 \Omega$ terminations accept LVDS, LVPECL, CML and other differential signals. Both signals must meet the $\mathrm{V}_{\mathrm{IN}}$ and $\mathrm{V}_{\mathrm{IH}}$ input requirements. Figures $2 A$ to $2 D$ show interface examples for the $\mathrm{IN} / \mathrm{nIN}$ with built-in $50 \Omega$ termination input driven by


Figure 2A. IN/nIN Input with Built-In $50 \Omega$ Driven by an LVDS Driver


Figure 2C. IN/nIN Input with Built-In $50 \Omega$ Driven by a CML Driver
the most common driver types. The input interfaces suggested here are examples only. If the driver is from another vendor, use their termination recommendation. Please consult with the vendor of the driver component to confirm the driver termination requirements.


Figure 2B. IN/nIN Input with Built-In $50 \Omega$

## Driven by an LVPECL Driver



Figure 2D. IN/nIN Input with Built-In $50 \Omega$ Driven by a CML Driver with Built-In $50 \Omega$ Pullup

## VFQFN EPAD Thermal Release Path

In order to maximize both the removal of heat from the package and the electrical performance, a land pattern must be incorporated on the Printed Circuit Board (PCB) within the footprint of the package corresponding to the exposed metal pad or exposed heat slug on the package, as shown in Figure 3. The solderable area on the PCB, as defined by the solder mask, should be at least the same size/shape as the exposed pad/slug area on the package to maximize the thermal/electrical performance. Sufficient clearance should be designed on the PCB between the outer edges of the land pattern and the inner edges of pad pattern for the leads to avoid any shorts.

While the land pattern on the PCB provides a means of heat transfer and electrical grounding from the package to the board through a solder joint, thermal vias are necessary to effectively conduct from the surface of the PCB to the ground plane(s). The land pattern must be connected to ground through these vias. The vias act as "heat pipes". The number of vias (i.e. "heat pipes") are application specific
and dependent upon the package power dissipation as well as electrical conductivity requirements. Thus, thermal and electrical analysis and/or testing are recommended to determine the minimum number needed. Maximum thermal and electrical performance is achieved when an array of vias is incorporated in the land pattern. It is recommended to use as many vias connected to ground as possible. It is also recommended that the via diameter should be 12 to $13 \mathrm{mils}(0.30$ to 0.33 mm ) with $10 z$ copper via barrel plating. This is desirable to avoid any solder wicking inside the via during the soldering process which may result in voids in solder between the exposed pad/slug and the thermal land. Precautions should be taken to eliminate any solder voids between the exposed heat slug and the land pattern. Note: These recommendations are to be used as a guideline only. For further information, please refer to the Application Note on the Surface Mount Assembly of Amkor's Thermally/ Electrically Enhance Leadframe Base Package, Amkor Technology.


Figure 3. P.C. Assembly for Exposed Pad Thermal Release Path - Side View (drawing not to scale)

## LVDS Driver Termination

A general LVDS interface is shown in Figure 4. Standard termination for LVDS type output structure requires both a $100 \Omega$ parallel resistor at the receiver and a $100 \Omega$ differential transmission line environment. In order to avoid any transmission line reflection issues, the $100 \Omega$ resistor must be placed as close to the receiver as possible. IDT offers a full line of LVDS compliant devices with two types of output structures: current source and voltage source. The standard
termination schematic as shown in Figure 4 can be used with either type of output structure. If using a non-standard termination, it is recommended to contact IDT and confirm if the output is a current source or a voltage source type structure. In addition, since these outputs are LVDS compatible, the amplitude and common mode input range of the input receivers should be verified for compatibility with the output.


Figure 4. Typical LVDS Driver Termination

## Schematic Example

Figure 5 shows a schematic example of the 8S89875I. This schematic provides examples of input and output handling. The 8 S89875I input has built-in $50 \Omega$ termination resistors. The input can directly accept various types of differential signals without AC coupling. For AC coupling termination, the 8 S89875I also provides
the $V_{\text {REF_AC }}$ pin for proper offset bias. This example shows the 8S89875I input driven by a 2.5 V LVPECL driver. The 8S89875I outputs are LVDS drivers. In this example, we assume the traces are long transmission lines and the receivers of the LVDS drivers have high input impedance without built-in termination.


Figure 5. 8S89875I Schematic Example

## Power Considerations

This section provides information on power dissipation and junction temperature for the 8S89875I.
Equations and example calculations are also provided.

## 1. Power Dissipation.

The total power dissipation for the 8 S 89875 I is the sum of the core power plus the power dissipated in the load(s).
The following is the power dissipation for $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}+5 \%=2.625 \mathrm{~V}$, which gives worst case results.

- Power_MAX $=\mathrm{V}_{\mathrm{DD} \_}$MAX ${ }^{*} \mathrm{I}_{\mathrm{DD}} \mathrm{MAX}=2.625 \mathrm{~V} * 68 \mathrm{~mA}=178.5 \mathrm{~mW}$
- Power Dissipation for internal termination $\mathrm{R}_{\mathrm{T}}$ Power $\left(\mathrm{R}_{\mathrm{T}}\right)_{\text {MAX }}=\left(\mathrm{V}_{\text {IN_MAX }}\right)^{2} / \mathrm{R}_{\mathrm{T} \_ \text {MIN }}=(1.2 \mathrm{~V})^{2} / 80 \Omega=\mathbf{1 8 m W}$
Total Power_MAX $(2.625 \mathrm{~V}$, with all outputs switching $)=178.5 \mathrm{~mW}+18 \mathrm{~mW}+18 \mathrm{~mW}=196.5 \mathrm{~mW}$


## 2. Junction Temperature.

Junction temperature, Tj , is the temperature at the junction of the bond wire and bond pad, and directly affects the reliability of the device. The maximum recommended junction temperature is $125^{\circ} \mathrm{C}$. Limiting the internal transistor junction temperature, Tj, to $125^{\circ} \mathrm{C}$ ensures that the bond wire and bond pad temperature remains below $125^{\circ} \mathrm{C}$.

The equation for Tj is as follows: $\mathrm{Tj}=\theta_{\mathrm{JA}}$ * Pd_total $+\mathrm{T}_{\mathrm{A}}$
Tj = Junction Temperature
$\theta_{\mathrm{JA}}=$ Junction-to-Ambient Thermal Resistance
Pd_total = Total Device Power Dissipation (example calculation is in section 1 above)
$\mathrm{T}_{\mathrm{A}}=$ Ambient Temperature

In order to calculate junction temperature, the appropriate junction-to-ambient thermal resistance $\theta_{\mathrm{JA}}$ must be used. Assuming no air flow and a multi-layer board, the appropriate value is $74.7^{\circ} \mathrm{C} / \mathrm{W}$ per Table 6 below.

Therefore, Tj for an ambient temperature of $85^{\circ} \mathrm{C}$ with all outputs switching is:
$85^{\circ} \mathrm{C}+0.197 \mathrm{~W}{ }^{*} 74.7^{\circ} \mathrm{C} / \mathrm{W}=99.7^{\circ} \mathrm{C}$. This is below the limit of $125^{\circ} \mathrm{C}$.
This calculation is only an example. Tj will obviously vary depending on the number of loaded outputs, supply voltage, air flow and the type of board (multi-layer).

Table 6. Thermal Resistance $\theta_{\mathrm{JA}}$ for 16 Lead VFQFN, Forced Convection

| $\theta_{\mathrm{JA}}$ by Velocity |  |  |  |
| :--- | :---: | :---: | :---: |
| Meters per Second | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2 . 5}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $74.7^{\circ} \mathrm{C} / \mathrm{W}$ | $65.3^{\circ} \mathrm{C} / \mathrm{W}$ | $58.5^{\circ} \mathrm{C} / \mathrm{W}$ |

## Reliability Information

## Table 7. $\theta_{\mathrm{JA}}$ vs. Air Flow Table for a 16 Lead VFQFN

| $\theta_{\mathrm{JA}}$ by Velocity |  |  |  |
| :--- | :---: | :---: | :---: |
| Meters per Second | $\mathbf{0}$ | $\mathbf{1}$ | $\mathbf{2 . 5}$ |
| Multi-Layer PCB, JEDEC Standard Test Boards | $74.7^{\circ} \mathrm{C} / \mathrm{W}$ | $65.3^{\circ} \mathrm{C} / \mathrm{W}$ | $58.5^{\circ} \mathrm{C} / \mathrm{W}$ |

## Transistor Count

The transistor count for $8 \mathbf{S 8 9 8 7 5 1}$ is: 506

## 16 Lead VFQFN Package Outline and Package Dimensions



## Ordering Information

Table 8. Ordering Information

| Part/Order Number | Marking | Package | Shipping Packaging | Temperature |
| :--- | :---: | :---: | :---: | :---: |
| 8S89875AKILF | 875 A | "Lead-Free" 16 Lead VFQFN | Tube | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |
| 8S89875AKILFT | 875 A | "Lead-Free" 16 Lead VFQFN | Tape \& Reel | $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ |

## Revision History

| Revision Date | Description of Change |
| :---: | :--- |
| February 9, 2016 | - Removed ICS from the part number where needed. <br> - Ordering Information - removed LF note below table. Removed quantity from tape and reel. <br>  <br>  <br> - Updated header and footer. |

Corporate Headquarters

## Sales

6024 Silver Creek Valley Road
1-800-345-7015 or 408-284-8200
Tech Support
San Jose, CA 95138 USA
Fax: 408-284-2775
www.IDT.com
www.IDT.com/go/sales
DISCLAIMER Integrated Device Technology, Inc. (IDT) reserves the right to modify the products and/or specifications described herein at any time, without notice, at IDT's sole discretion. Performance specifications and operating parameters of the described products are determined in an independent state and are not guaranteed to perform the same way when installed in customer products. The information contained herein is provided without representation or warranty of any kind, whether express or implied, including, but not limited to, the suitability of IDT's products for any particular purpose, an implied warranty of merchantability, or non-infringement of the intellectual property rights of others. This document is presented only as a guide and does not convey any license under intellectual property rights of IDT or any third parties.

IDT's products are not intended for use in applications involving extreme environmental conditions or in life support systems or similar devices where the failure or malfunction of an IDT product can be reasonably expected to significantly affect the health or safety of users. Anyone using an IDT product in such a manner does so at their own risk, absent an express, written agreement by IDT.

Integrated Device Technology, IDT and the IDT logo are trademarks or registered trademarks of IDT and its subsidiaries in the United States and other countries. Other trademarks used herein are the property of IDT or their respective third party owners.

For datasheet type definitions and a glossary of common terms, visit www.idt.com/go/glossary.
Copyright ©2016 Integrated Device Technology, Inc. All rights reserved.

