STP200N3LL



N-channel 30 V, 2.15 m Ω typ., 120 A Power MOSFET in a TO-220 package

Datasheet - production data





Figure 1: Internal schematic diagram



Features

Order code	V _{DS}	R _{DS(on)} max.	I _D	Ртот
STP200N3LL	30 V	2.4 mΩ	120 A	176.5 W

- Very low on-resistance
- Very low gate charge
- High avalanche ruggedness
- Low gate drive power loss

Applications

Switching applications

Description

This device is an N-channel Power MOSFET with very low $R_{\text{DS}(\text{on})}$ in all packages.

Table 1: Device summary

Order code	Marking	Package	Packing
STP200N3LL	200N3LL	TO-220	Tube

Contents STP200N3LL

Contents

1	Electric	cal ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	·cuits	8
4	Packag	e information	9
	4.1	TO-220 type A package information	10
5	Revisio	on history	12

STP200N3LL Electrical ratings

1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{DS}	Drain-source voltage	30	V
V_{GS}	Gate-source voltage	±20	V
I _D	Drain current (continuous) at T _{case} = 25 °C (silicon limited)	200	
I _D ⁽¹⁾	Drain current (continuous) at T _{case} = 25 °C	120	Α
I_D	Drain current (continuous) at T _{case} = 100 °C	120	
I _{DM} ⁽²⁾	Drain current (pulsed)	480	
Ртот	Total dissipation at T _{case} = 25 °C	176.5	W
E _{AS} ⁽³⁾	Single pulse avalanche energy	300	mJ
T _{stg}	Storage temperature range	EE to 17E	°C
Tj	Operating junction temperature range	–55 to 175	,

Notes:

Table 3: Thermal data

Symbol	Parameter	Value	Unit
R _{thj-case}	Thermal resistance junction-case	0.85	°C/W
R _{thj-amb}	hj-amb Thermal resistance junction-ambient		C/VV

⁽¹⁾ Current is limited by package.

⁽²⁾ Pulse width is limited by safe operating area.

 $^{^{(3)}}$ starting T_j = 25 °C, I_D = 68 A

Electrical characteristics STP200N3LL

2 Electrical characteristics

(T_{case} = 25 °C unless otherwise specified)

Table 4: Static

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	30			V
	Zara gata valtaga drain	$V_{GS} = 0 \text{ V}, V_{DS} = 30 \text{ V}$			1	
IDSS	Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 30 \text{ V},$ $T_{case} = 125 \text{ °C}^{(1)}$			10	μΑ
I _{GSS}	Gate-body leakage current	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			±100	nA
V _{GS(th)}	Gate threshold voltage	$V_{DS} = V_{GS}$, $I_D = 250 \mu A$	1		2.5	V
D	Static drain-source on-	$V_{GS} = 10 \text{ V}, I_D = 60 \text{ A}$		2.15	2.4	m0
R _{DS(on)}	resistance	V _{GS} = 4.5 V, I _D = 60 A		2.5	3.1	mΩ

Notes:

Table 5: Dynamic

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C _{iss}	Input capacitance		-	5200	•	
Coss	Output capacitance	V _{DS} = 25 V, f = 1 MHz, V _{GS} = 0 V		640	-	pF
Crss	Reverse transfer capacitance			510	-	
Qg	Total gate charge	V _{DD} = 15 V, I _D = 120 A, V _{GS} = 4.5 V (see Figure 14: "Test circuit for gate charge behavior")		53	•	
Q_{gs}	Gate-source charge			13	-	nC
Q _{gd}	Gate-drain charge			27	-	
R _G	Intrinsic gate resistance	$f = 1$ MHz, $I_D = 0$ A, gate DC bias = 0 V, magnitude of alternative signal = 20 mV	-	1.1	-	Ω

Table 6: Switching times

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{d(on)}	Turn-on delay time	V_{DD} = 15 V, I_{D} = 60 A R _G = 4.7 Ω , V_{GS} = 10 V (see Figure 13: "Test circuit for resistive load switching times" and Figure 18: "Switching time waveform")	-	18	-	
tr	Rise time		-	183	-	
t _{d(off)}	Turn-off delay time		-	90	-	ns
t _f	Fall time		-	108	-	

 $[\]ensuremath{^{(1)}}\mbox{Defined}$ by design, not subject to production test.

2

Α

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
V _{SD} ⁽¹⁾	Forward on voltage	V _{GS} = 0 V, I _{SD} = 60 A	-		1.1	V
t _{rr}	Reverse recovery time	I _{SD} = 120 A, di/dt = 100 A/µs,	1	35		ns
Qrr	Reverse recovery charge	V _{DD} = 24 V (see Figure 15: "Test circuit for inductive load switching	-	34		nC

and diode recovery times")

Table 7: Source-drain diode

Notes:


 I_{RRM}

current

Reverse recovery

 $^{^{(1)}}$ Pulse test: pulse duration = 300 $\mu s,$ duty cycle 1.5%.

2.1 Electrical characteristics (curves)









Figure 4: Output characteristics GADG220720161119OCH V_{GS} = 4 V, 3.8 V, 3.6 V (A) 200 180 3.2 V 160 3 V 140 2.8 V 120 2.6 V 100 80 60 2.4 V 40 20 2.2 V 6 $\overline{V}_{DS}(V)$










Figure 9: Normalized gate threshold voltage vs temperature

V_{GS(th)}
(norm.)

1.2

I_D = 250 μA


0.8


0.6


0.4

0.2

-75 -25 25 75 125 175 T_j (°C)







Test circuits STP200N3LL

3 Test circuits

Figure 13: Test circuit for resistive load switching times


Figure 14: Test circuit for gate charge behavior


12 V 47 KΩ 100 N D.U.T.


Vos 1 1 KΩ 100 N D.U.T.

AM01469v1

Figure 15: Test circuit for inductive load switching and diode recovery times







STP200N3LL Package information

4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.



4.1 TO-220 type A package information

Figure 19: TO-220 type A package outline




Table 8: TO-220 type A mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
А	4.40		4.60
b	0.61		0.88
b1	1.14		1.55
С	0.48		0.70
D	15.25		15.75
D1		1.27	
Е	10.00		10.40
е	2.40		2.70
e1	4.95		5.15
F	1.23		1.32
H1	6.20		6.60
J1	2.40		2.72
L	13.00		14.00
L1	3.50		3.93
L20		16.40	
L30		28.90	
øΡ	3.75		3.85
Q	2.65		2.95

Revision history STP200N3LL

5 Revision history

Table 9: Document revision history

Date	Revision	Changes
14-Dec-2015	1	First release.
27-Jul-2016	2	Document status promoted from preliminary to production data. Updated Section 2: "Electrical ratings" and Section 3: "Electrical characteristics". Added Section 3.1: "Electrical characteristics (curves)". Minor text changes.

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2016 STMicroelectronics - All rights reserved